FFmpeg/libavutil
Rémi Denis-Courmont d808070547 lavu/riscv: AV_READ_TIME cycle counter
This uses the architected RISC-V 64-bit cycle counter from the
RISC-V unprivileged instruction set.

In 64-bit and 128-bit, this is a straightforward CSR read.
In 32-bit mode, the 64-bit value is exposed as two CSRs, which
cannot be read atomically, so a loop is necessary to detect and fix up
the race condition where the bottom half wraps exactly between the two
reads.
2022-09-13 16:50:43 -03:00
..
2022-09-06 05:42:32 +02:00
2021-07-22 14:34:31 +02:00
2021-07-22 14:34:31 +02:00
2022-02-24 12:56:49 +01:00
2022-03-10 16:45:48 -03:00
2021-07-22 14:34:31 +02:00
2021-07-22 14:34:31 +02:00
2022-02-24 12:56:49 +01:00
2022-02-24 12:56:49 +01:00
2021-07-22 14:34:31 +02:00
2021-07-22 14:34:31 +02:00
2021-07-22 14:34:31 +02:00
2021-07-22 14:34:31 +02:00
2022-02-24 12:56:49 +01:00
2021-07-21 16:35:27 +02:00
2021-07-21 16:35:27 +02:00
2021-10-02 17:13:57 +02:00
2021-07-22 14:34:31 +02:00
2022-05-26 17:18:23 +08:00
2021-07-22 14:34:31 +02:00
2022-03-15 09:42:29 -03:00
2021-07-22 14:34:31 +02:00
2021-07-22 14:34:31 +02:00
2021-07-22 14:34:31 +02:00
2021-07-22 14:34:31 +02:00
2022-02-24 12:56:49 +01:00
2022-09-13 16:50:43 -03:00
2021-07-22 14:34:31 +02:00
2021-11-19 16:47:28 +01:00