5e826fd65e
All our ARM asm preserves alignment so setting this attribute in a common location is simpler. This removes numerous warnings when linking with armcc. Signed-off-by: Mans Rullgard <mans@mansr.com>
111 lines
4.0 KiB
ArmAsm
111 lines
4.0 KiB
ArmAsm
/*
|
|
* ARM NEON optimised Float DSP functions
|
|
* Copyright (c) 2008 Mans Rullgard <mans@mansr.com>
|
|
*
|
|
* This file is part of Libav.
|
|
*
|
|
* Libav is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
* License as published by the Free Software Foundation; either
|
|
* version 2.1 of the License, or (at your option) any later version.
|
|
*
|
|
* Libav is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
* Lesser General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
* License along with Libav; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA
|
|
*/
|
|
|
|
#include "config.h"
|
|
#include "asm.S"
|
|
|
|
function ff_vector_fmul_neon, export=1
|
|
subs r3, r3, #8
|
|
vld1.32 {d0-d3}, [r1,:128]!
|
|
vld1.32 {d4-d7}, [r2,:128]!
|
|
vmul.f32 q8, q0, q2
|
|
vmul.f32 q9, q1, q3
|
|
beq 3f
|
|
bics ip, r3, #15
|
|
beq 2f
|
|
1: subs ip, ip, #16
|
|
vld1.32 {d0-d1}, [r1,:128]!
|
|
vld1.32 {d4-d5}, [r2,:128]!
|
|
vmul.f32 q10, q0, q2
|
|
vld1.32 {d2-d3}, [r1,:128]!
|
|
vld1.32 {d6-d7}, [r2,:128]!
|
|
vmul.f32 q11, q1, q3
|
|
vst1.32 {d16-d19},[r0,:128]!
|
|
vld1.32 {d0-d1}, [r1,:128]!
|
|
vld1.32 {d4-d5}, [r2,:128]!
|
|
vmul.f32 q8, q0, q2
|
|
vld1.32 {d2-d3}, [r1,:128]!
|
|
vld1.32 {d6-d7}, [r2,:128]!
|
|
vmul.f32 q9, q1, q3
|
|
vst1.32 {d20-d23},[r0,:128]!
|
|
bne 1b
|
|
ands r3, r3, #15
|
|
beq 3f
|
|
2: vld1.32 {d0-d1}, [r1,:128]!
|
|
vld1.32 {d4-d5}, [r2,:128]!
|
|
vst1.32 {d16-d17},[r0,:128]!
|
|
vmul.f32 q8, q0, q2
|
|
vld1.32 {d2-d3}, [r1,:128]!
|
|
vld1.32 {d6-d7}, [r2,:128]!
|
|
vst1.32 {d18-d19},[r0,:128]!
|
|
vmul.f32 q9, q1, q3
|
|
3: vst1.32 {d16-d19},[r0,:128]!
|
|
bx lr
|
|
endfunc
|
|
|
|
function ff_vector_fmac_scalar_neon, export=1
|
|
VFP len .req r2
|
|
VFP acc .req r3
|
|
NOVFP len .req r3
|
|
NOVFP acc .req r2
|
|
VFP vdup.32 q15, d0[0]
|
|
NOVFP vdup.32 q15, r2
|
|
bics r12, len, #15
|
|
mov acc, r0
|
|
beq 3f
|
|
vld1.32 {q0}, [r1,:128]!
|
|
vld1.32 {q8}, [acc,:128]!
|
|
vld1.32 {q1}, [r1,:128]!
|
|
vld1.32 {q9}, [acc,:128]!
|
|
1: vmla.f32 q8, q0, q15
|
|
vld1.32 {q2}, [r1,:128]!
|
|
vld1.32 {q10}, [acc,:128]!
|
|
vmla.f32 q9, q1, q15
|
|
vld1.32 {q3}, [r1,:128]!
|
|
vld1.32 {q11}, [acc,:128]!
|
|
vmla.f32 q10, q2, q15
|
|
vst1.32 {q8}, [r0,:128]!
|
|
vmla.f32 q11, q3, q15
|
|
vst1.32 {q9}, [r0,:128]!
|
|
subs r12, r12, #16
|
|
beq 2f
|
|
vld1.32 {q0}, [r1,:128]!
|
|
vld1.32 {q8}, [acc,:128]!
|
|
vst1.32 {q10}, [r0,:128]!
|
|
vld1.32 {q1}, [r1,:128]!
|
|
vld1.32 {q9}, [acc,:128]!
|
|
vst1.32 {q11}, [r0,:128]!
|
|
b 1b
|
|
2: vst1.32 {q10}, [r0,:128]!
|
|
vst1.32 {q11}, [r0,:128]!
|
|
ands len, len, #15
|
|
it eq
|
|
bxeq lr
|
|
3: vld1.32 {q0}, [r1,:128]!
|
|
vld1.32 {q8}, [acc,:128]!
|
|
vmla.f32 q8, q0, q15
|
|
vst1.32 {q8}, [r0,:128]!
|
|
subs len, len, #4
|
|
bgt 3b
|
|
bx lr
|
|
.unreq len
|
|
endfunc
|